July 1, 2008
	PFI Low-Power Design Guide Details Methodology and Design Examples Using the Common Power Format   By Susan Runowicz-Smith, Group Director, Cadence Design Systems, Power Forward Initiative With gas prices at record levels and the effects climate change in almost every headline, reducing energy consumption is on everyone's mind. From the chip designers' perspective, global warming and the price of electricity manifests itself as a chip power management challenge. At the same time that customers are demanding cheaper, energy saving electronic products, chip designers are now faced with power density challenges when adopting advanced CMOS process geometries at 65nm and below. more >> Architecting the future of memory more >>		Freescale V1 ColdFire CPU Core SoC: $10K FPGA: Free Buy Online more >> Low-Power 10-bi t 1MSPS 8-ch SAR ADC from Cosmic Circuits TSMC CLN40G 0.040um Deskew PLL - 170MHz-850MHz from True Circuits TSMC CLN40G 0.040um Deskew PLL - 340MHz-1700MHz from True Circuits ultra Low power Consumption - extremely High Density standard... from Dolphin Integration 10-bit, 80 MHz, 2.5V, Current Steering IQDAC from MIPS Technologies - Analog... Dual-MAC, native 32-bit DSP Architecture from CEVA 16-bit, Quad-MAC VLIW / SIMD DSP Core from CEVA DMT Physical Layer Engine from Amethyst Reed Solomon FEC Encoder/Decoder for GF(256) supporting... from Amethyst ASRC-Premier : 20-bit Multi Channel Audio Sample Rate Converter,... from Coreworks ASRC-lite : Low Power 16-bit Audio Sample Rate Converter, -90dB... from Coreworks DDR3 & DDR2 Memory Controller from Rambus Rambus DDR3 & DDR2 Memory PHY from Rambus Single-Port AHB 2.0 bus compatible NandFlash Controller from BARCO Full chip, configurable ESD protection design kit with GDSII,... from Sarnoff Europe Full chip, configurable ESD protection design kit with GDSII,... from Sarnoff Europe HDMI TX Serializer 3.4Gbps 1080p 16bits 3.3V, 1.8V IO / 1.2V CORE in... from MIPS Technologies - Analog...		Missed DAC this year?   Not to worry, you can still get the scoop on the latest IP trends. Simply click here to access presentations from over two dozen IP providers including ARM, Synopsys, True Circuits and Virage Logic, who spoke on the latest in semiconductor IP at IP Talks! VLSI/IP Development   Mixed Signal IP - 90nm & 65nm   Silicon-Proven Mixed-Signal IP
	LVDS Pad Set (Designed for Common Platform 65G) from Aragio Solutions DesignWare Interconnect Fabric for AMBA 3 AXI systems, with high... from Synopsys High-performance 3-issue static superscalar CPU core. from Tensilica RF Front-End transceiver for MB-OFDM UWB, also compatible with... from MIPS Technologies - Analog... 1K-bit to 128K-bit NVM / OTP for Keys and Code Storage on TSMC... from Kilopass Technology
	Our PLLs and DDR DLLs are high-quality, low-jitter, silicon-proven hard macros. Available in TSMC, UMC, CHRT and Common Platform processes from 180nm to 40nm. Visit the timing experts at www.truecircuits.com.
	Virage Logic pays $5.2M for Impinj non-volatile memory IP business With the deal, Impinj becomes a pure-play RFID provider and Virage extends its embedded memory position into the non-volatile memory market for standard CMOS... Consumer electronics keep semi sales strong, despite slipping US... The Semiconductor Industry Association estimates worldwide sales of semiconductors were $21.8 billion in May, up 7.5% year over year and up 2.8% sequentially. SIA... Fabless semi revenue up 16% y/y in Q1, GSA reports Worldwide semiconductor revenue in Q1 reached $67.3 billion, just 0.2% sequentially higher than Q4 2007, and 5% higher than Q1 2007, according to industry association... Mattson cuts 5% of workforce to save $1.9M Mattson Technology is laying off 25 employees, as a result of the continuing downturn in the wafer fabrication equipment industry. The supplier of advanced process... ST, NXP begin detailing wireless joint venture NXP and STMicroelectronics christen their coming handset-focused wireless joint venture ST-NXP Wireless, briefly outline business plans, and name its management... Third-party-IP providers: physical-design questions, part two Engineers often overlook one physical-design issue for qualifying IP (intellectual-property) blocks: handling routing blockages and overlayer-routing conditions. Nanoimprint lithography stamps out encouraging results Researchers at NIST (National Institute of Standards and Technology) have put NIL (nanoimprint lithography)?a potential next-generation IC-fabrication... Rambus awaits judges decision on Hynix permanent injunction In the long-running battle that Hynix Semiconductor Inc launched against Rambus Inc, the DRAM rivals are awaiting for US District Court Judge Ronald M. Whyte to making... IBM lays off 180 Most of the position cuts at IBMs Burlington, Vt, fab are in manufacturing, with the total including employees directly involved in manufacturing, such as technicians and... iPhone 3G has $173 BOM, iSuppli estimates According to a preliminary virtual teardown by market researchers at iSuppli, Apples 3G iPhone, with a retail price of $199, is expected to carry an initial hardware bill of...
	Albacores-IP provides the most robust, highest quality IP available for the decode of analog TV signals. Our silicon-efficient designs, available in MATLAB or Verilog format, handle all worldwide standards for audio, video, and VBI decode. They have been designed from the ground-up to be easily integrated with minimal external components and software support required. more >>
	UPDATE PROFILE  |  FEEDBACK  |  PASS IT ON  |  REGISTER  |  TERMS OF USE  |  NEWSLETTER ARCHIVE Copyright © 2008 ChipEstimate.com. All rights reserved.