IP Talks at DAC 2010

advertisement.gif advertisement.gif
advertisement.gif
Sidense
Sidense logo
84 Hines Road, Suite 260
Ottawa, Ontario K2K 3G3
Canada
Customer Testimonial

"One key aspect of the PC clock business is retaining cost competitiveness to non-programmable solutions, and Sidense has the unique advantage of being the smallest OTP in a standard CMOS process. Therefore it is by definition the lowest cost electrically programmable NV memory available."

Greg Richmond, VP Engineering and CTO
SpectraLinear Inc.

Sidense's 1T-Fuse, Logic NVM IP is based on a patented, one-time programmable (OTP) technology that provides the most cost-effective and reliable OTP solution in the industry. No additional mask layers or process steps are required and the IP is portable across many different technology nodes and foundries. The OTP can be programmed in the field, at wafer probe, or during production testing. Sidense memory products are targeted to standard-logic digital CMOS processes that are 180nm to 40nm and smaller and are available for all Top-Tier foundries and selected IDMs.

Features
  • Uses logic CMOS digital process targeted to 180nm and below
  • Supported foundries include: TSMC, UMC, Fujitsu, SMIC, Tower, IBM and GLOBALFOUNDRIES
  • Field programmable
  • One-time programmable (OTP) and emulated multi-time programmable (eMTP)
  • Very small footprint using one transistor per bit
  • No additional masks or process steps required
  • Silicon proven
  • No additional programming voltages
  • Very fast read access times
  • More than 20-year retention
  • Conversion to mask ROM with a single diffusion mask
  • JTAG and BIST support
  • Extremely secure and almost impossible to reverse engineer
  • No charge storage - reliable at high temperatures
  • Seamless integration to ASIC and COT
Click here for IP vendor white papers, presentations, and more -- IP Docs
Sidense IP Catalog
153 matches found rss
IP Vendor IP Name Description
Sidense HDCP-Keys-NVM-130nm-G-TSMC OTP/eMTP NVM for HDCP Key Storage in HDMI and DVI interfaces
Sidense HDCP-Keys-NVM-130nm-LL-UMC OTP/eMTP NVM for HDCP Key Storage in HDMI and DVI Interfaces
Sidense HDCP-Keys-NVM-130nm-SP-UMC NVM for HDCP Key Storage in HDMI and DVI Interfaces (OTP)
Sidense HDCP-Keys-NVM-65nm-GP-TSMC OTP/NVM for HDCP Key Storage in HDMI and DVI Interfaces
Sidense HDCP-Keys-NVM-65nm-LL-UMC OTP/eMTP 256Kbit NVM in 65nm Standard Logic CMOS process
Sidense HDCP-Keys-NVM-65nm-LP-TSMC OTP/eMTP NVM for HDCP Key Storage in HDMI and DVI Interfaces
Sidense HDCP-Keys-NVM-90nm-G-TSMC NVM for HDCP Key Storage in HDMI and DVI Interfaces (OTP)
Sidense HDCP-Keys-NVM-90nm-SP-UMC OTP/eMTP for HDCP Key Storage in HDMI and DVI Interfaces
Sidense NVM-128Kbit-130nm-LL-UMC 128 Kbit NVM in 130nm Standard Logic CMOS process OTP/eMTP
Sidense NVM-128Kbit-90nm-G-TSMC OTP/eMTP: 128 Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-128Kbit-90nm-LP-TSMC OTP/eMTP: 128 Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-128Kbit-90nm-SP-UMC 128 Kbit NVM in 90nm Standard Logic CMOS process OTP/eMTP
Sidense NVM-16Kbit-130nm-LL-UMC 16 Kbit NVM in 130nm Standard Logic CMOS process OTP/eMTP
Sidense NVM-16Kbit-90nm-G-TSMC OTP/eMTP Memory IP: 16 Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-16Kbit-90nm-LP-TSMC 16 Kbit NVM in 90nm Standard Logic CMOS process OTP/eMTP
Sidense NVM-16Kbit-90nm-SP-UMC 16 Kbit NVM in 90nm Standard Logic CMOS process OTP/eMTP
Sidense NVM-256Kbit-90nm-G-SMIC OTP/eMTP: 256Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-256Kbit-90nm-G-TSMC OTP/eMTP 256 Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-256Kbit-90nm-LP-TSMC OTP/eMTP: 256 Kbit NVM in 90nm Standard Logic CMOS process
Sidense NVM-256Kbit-90nm-SP-UMC 256 Kbit NVM in 90nm Standard Logic CMOS process OTP/eMTP
Page: 1 [2] [3] [4] [5] [6] [7] [8]
 
Sidense white papers -- IP Docs  Sidense IP Docs
 1T OTP Memory: Delivering Quality and Reliability (White Paper)
 Reduce Chip Power with Antifuse OTP Memory (White Paper)
 Sidense OTP Macros for Security Applications (White Paper)
 Secure, One-Time Programmable Memory for DCP Encryption Key Storage Applications (White Paper)
 
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement.gif
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
GSA Risk Profile  Learn more about GSA risk profiles       QIP Rated  Learn more about GSA risk profiles
      ChipEstimate.com Chip Planning & IP Portal
      Copyright © 2010 ChipEstimate.com. All rights reserved.  Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map