IP Talks at DAC 2010

advertisement.gif advertisement.gif
advertisement.gif
Cadence
Cadence logo
2655 Seely Avenue
San Jose, CA 95134
USA
Customer Testimonial

"The Cadence SuperSpeed USB VIP has helped PLDA to be one of the first IP vendors to reach the market, while ensuring it is among the highest quality products available. Using the Cadence VIP has enabled PLDA to achieve significantly greater functional coverage results."

Stephane Hauradou, Chief Technology Officer
PLDA

The Cadence Incisive Verification IP Portfolio enables metric-driven verification, resulting in comprehensive verification of IP and SoC designs against the protocol specification.

Leveraging the multi-language Open Verification Methodology for efficient reuse, the broad VIP Portfolio provides more than 30 industry-standard protocols such as AMBA AHB and AXI, PCI Express, USB, Ethernet, OCP, SATA and MIPI.

Cadence VIP includes the unique Compliance Management System (CMS) which provides real-time graphical presentation of verification coverage vs. plan, boosting confidence in your design and removing the guesswork from knowing when it's time to tape out.
Click here for IP vendor white papers, presentations, and more -- IP Docs
Cadence IP Catalog
303 matches found rss
IP Vendor IP Name Description
Cadence 10 Bit 300 MHz Current Steering DAC Cadence Analog Mixed-Signal IP - 10 Bit 300 MHz Current Steering DAC
Cadence 10 Bit 300 MHz Current Steering DAC (Triple Compatibility) Cadence Analog Mixed-Signal IP - 10 Bit 300 MHz Current Steering DAC (Triple Compatibility)
Cadence 10 Gigabit Ethernet MAC Cadence Integration-Optimized Ethernet (10G, 1G, 10/100 modes) core
Cadence 10 Gigabit Ethernet XAUI/XGXS PCS - 20 -bit (XAUI20) Cadence Qualified 10 Gigabit Ethernet XAUI/XGXS PCS - 20 -bit (XAUI20)
Cadence 10-Bit 100 MHz Pipelined Analog to Digital Converter (ADC) Cadence Analog Mixed-Signal IP - 10-Bit 100 MHz Pipelined Analog to Digital Converter (ADC)
Cadence 10-Bit 125MHz ADC - low power Cadence Analog Mixed-Signal IP - 10-Bit 125MHz ADC - low power
Cadence 10-Bit 240MHz DAC Cadence Analog Mixed-Signal IP - 10-Bit 240MHz DAC
Cadence 10-Bit 500MHz ADC - low power Cadence Analog Mixed-Signal IP - 10-Bit 500MHz ADC - low power
Cadence 10G Base-R PCS Layer Cadence Qualified 10G Base-R Physical Coding Sublayer (PCSR)
Cadence 10GBase-CX4 PHY - TSMC90 Cadence Analog Mixed-Signal IP - 10GBase-CX4 PHY - TSMC90
Cadence 12-Bit 108MHz ADC for Video Applications Cadence Analog Mixed-Signal IP - 12-Bit 108MHz ADC for Video Applications
Cadence 12-bit 165MHz ADC for Video Applications Cadence Analog Mixed-Signal IP - 12-bit 165MHz ADC for Video Applications
Cadence 12-Bit 240MHz DAC Cadence Analog Mixed-Signal IP - 12-Bit 240MHz DAC
Cadence 12-Bit 55MHz ADC Cadence Analog Mixed-Signal IP - 12-Bit 55MHz ADC
Cadence 12-Bit Analog to Digital Converter (ADC) Cadence Analog Mixed-Signal IP - 12-Bit Analog to Digital Converter (ADC)
Cadence 12-bit Bandpass Complex Delta-Sigma ADC Cadence Analog Mixed-Signal IP - 12-bit Bandpass Complex Delta-Sigma ADC
Cadence 1GHz PLL - 110MHz Reference Cadence Analog Mixed-Signal IP - 1GHz PLL - 110MHz Reference
Cadence 8 Bit 1 MS/s Low Power Analog to Digital Converter Cadence Analog Mixed-Signal IP - 8 Bit 1 MS/s Low Power Analog to Digital Converter
Cadence 8 Bit 10 MS/s Utility DAC Cadence Analog Mixed-Signal IP - 8 Bit 10 MS/s Utility DAC
Cadence 8 Bit 10 MS/s Utility Digital to Analog Converter Cadence Analog Mixed-Signal IP - 8 Bit 10 MS/s Utility Digital to Analog Converter
Page: 1 [2] [3] [4] [5] [6] [7] [8] [9] [10] [Next 10] [Last Page]
 
Cadence white papers -- IP Docs  Cadence IP Docs
 Verifying the LIN automotive network (White Paper)
 
Keywords
Node
28nm      40 nm      55 nm      90 nm      150 nm      250 nm     
32nm      45 nm      65 nm      130 nm      180 nm      350 nm     
Foundry
Common Platform
GLOBALFOUNDRIES
IBM
SilTerra
SMIC
TSMC
Tower
UMC
X-FAB
advertisement.gif
Category
Vendor
Portability
ASIC FPGA Structured
IP Quality
GSA Risk Profile  Learn more about GSA risk profiles       QIP Rated  Learn more about GSA risk profiles
      ChipEstimate.com Chip Planning & IP Portal
      Copyright © 2010 ChipEstimate.com. All rights reserved.  Feedback  Privacy Policy  Terms of Use  Newsletter & Tech Talk Archive  IP Catalog Site Map